

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/411,792	10/01/1999	David Alan Eward	99-TK-238	8808
7590 03/23/2006			EXAMINER	
Lisa K. Jorgenson, Esquire			VO, TED T	
STMicroelectronics, Inc. 1310 Electronics Drive			ART UNIT	PAPER NUMBER
Carrolton, TX 75006-5039			2191	

DATE MAILED: 03/23/2006.

Please find below and/or attached an Office communication concerning this application or proceeding.

Applicant(s)	
EWARD ET AL.	
Art Unit	
2191	
	EWARD ET AL. Art Unit

Advisory Action Before the Filing of an Appeal Brief --The MAILING DATE of this communication appears on the cover sheet with the correspondence address --THE REPLY FILED 17 February 2006 FAILS TO PLACE THIS APPLICATION IN CONDITION FOR ALLOWANCE. 1. The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods: a) The period for reply expires <u>3</u> months from the mailing date of the final rejection. b) The period for reply expires on: (1) the mailing date of this Advisory Action, or (2) the date set forth in the final rejection, whichever is later. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of the final rejection. Examiner Note: If box 1 is checked, check either box (a) or (b). ONLY CHECK BOX (b) WHEN THE FIRST REPLY WAS FILED WITHIN TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The date on which the petition under 37 CFR 1.136(a) and the appropriate extension fee have been filed is the date for purposes of determining the period of extension and the corresponding amount of the fee. The appropriate extension fee under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shortened statutory period for reply originally set in the final Office action; or (2) as set forth in (b) above, if checked. Any reply received by the Office later than three months after the mailing date of the final rejection, even if timely filed. may reduce any earned patent term adjustment. See 37 CFR 1.704(b). **NOTICE OF APPEAL** 2. The Notice of Appeal was filed on . A brief in compliance with 37 CFR 41.37 must be filed within two months of the date of filing the Notice of Appeal (37 CFR 41.37(a)), or any extension thereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since a Notice of Appeal has been filed, any reply must be filed within the time period set forth in 37 CFR 41.37(a). **AMENDMENTS** 3. The proposed amendment(s) filed after a final rejection, but prior to the date of filing a brief, will not be entered because (a) They raise new issues that would require further consideration and/or search (see NOTE below): (b) They raise the issue of new matter (see NOTE below): (c) They are not deemed to place the application in better form for appeal by materially reducing or simplifying the issues for appeal: and/or (d) They present additional claims without canceling a corresponding number of finally rejected claims. NOTE: _____. (See 37 CFR 1.116 and 41.33(a)). 4. The amendments are not in compliance with 37 CFR 1.121. See attached Notice of Non-Compliant Amendment (PTOL-324). 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) _____ would be allowable if submitted in a separate, timely filed amendment canceling the non-allowable claim(s). 7. For purposes of appeal, the proposed amendment(s): a) will not be entered, or b) will be entered and an explanation of how the new or amended claims would be rejected is provided below or appended. The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-64. Claim(s) withdrawn from consideration: _ AFFIDAVIT OR OTHER EVIDENCE 8. The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will not be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and was not earlier presented. See 37 CFR 1.116(e). 9. The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a showing a good and sufficient reasons why it is necessary and was not earlier presented. See 37 CFR 41.33(d)(1). 10. The affidavit or other evidence is entered. An explanation of the status of the claims after entry is below or attached. REQUEST FOR RECONSIDERATION/OTHER 11.

The request for reconsideration has been considered but does NOT place the application in condition for allowance because: See Continuation Sheet. 12. Note the attached Information Disclosure Statement(s). (PTO/SB/08 or PTO-1449) Paper No(s). 13.
Other:

U.S. Patent and Trademark Office

PTOL-303 (Rev. 7-05)

Continuation of 11. does NOT place the application in condition for allowance because:

Applicants' request for reconsideration filed on 02/17/06 have been fully considered but not persuasive.

It should be noted that the independent claims are very broad. Their broad limitations are read by the trace circuit in the reference. The broad limitations in the independent claims include, "one processor", "a debug circuit", "a communication link". To limit the communication link, the application recites, "wherein a processor is configured to transmit to the debug circuit through the communication link a plurality of bit values each representing a state of an operation in the processor including at least an operand address".

It should be note that, the reference comprises "one processor", "a debug circuit", and "a communication link" and transmitting to the debug circuit, it sends information including "data", as being claimed.

Examiner respectfully addresses that Applicants in this request for reconsideration have failed to discuss the novelty of the claiming accordance to 714.04, and 1.111(c) as amendments. Applicants tend to address repeatedly the data. "operand address" as the patentability. It should be noted that "data" as in the claim read from the specification, is only information. And also, this data, "operand address" in the claim does not thing, and just a mere data.

As noted that, Applicants have repeatedly argued the debug circuit in Circello does not receive "data", so called "operand address". However, in the prior action, Examiner, indicated that, one can include in data, "operand address", operator address, address of other instruction, or data per se, etc. in a trace array. A claim cannot seek for a protection to the type of data that is stored in an opened an public domain like a trace circuit, discussed in the debug circuit of Circillo, for example, Circillo addresses,

Additionally, the present invention provides an architecture and methodology for implementing trace and breakpoint functions in real time. The data processor being tested is not typically required to halt or modify operation before the trace and breakpoint functions are executed. Therefore, the present invention enables an external user to isolate failures while the data processor is operating normally and not in a special mode for debugging operations. As well, the present invention provides data to the external user directly upon executing a real time trace or real time debug operation. Unlike prior art devices which require either an external software monitor program or an external emulator to perform a trace function or a debug function, the present invention provides data which indicates a current operation of the data processor to an external user. Thus, the present invention provides trace and debug functionality without significantly intruding or adversely affecting the data processor. Operation of the present invention will be subsequently discussed in greater detail. (Col. 3: 31-

In the following description of the connectivity of the present invention, the term "bus" will be used to refer to a plurality of signals or conductors which may be used to transfer one or more various types of information, such as data, addresses, control, or status. The terms "assert" and "negate" will be used when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state will be a logic level zero. And if the logically true state is a logic level zero, the logically false state will be a logic level one. (Col. 3: 55-65).